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To enable a plurality of stations to gain access to and 
communicate through a common repeater in a different 
time slot of a time division multiplex format at the re- 
peater, each of the stations include a matched filter to 
produce a master sync pulse identifying the beginning of 
the format from a distinctive master code word trans- 
mitted from one of the stations through the repeater to 
all other stations. A binary counter responsive to the 
master sync pulse is preset to provide an output at the 
end of its counting cycle to produce a pulse identifying 
the time slot of the format that a particular station is to 
communicate in. A distinctive station code word is trans- 
mitted through the repeater back to the station and used 
in conjunction with the output of the counter to control 
the time of transmission from the station so that station 
burst is transmitted in the selected time slot through the 
repeater. An arrangement detects an error in the relative 
timing of the output of the counter and received station 
code word and causes the transmission of a distinctive 
low level, amplitude modiulated code word which when 
received from the repeater operates to correct the time of 
transmission so that there is no appreciable timing error 
and the station burst is transmitted through the repeater 
in its selected time slot. 
BACKGROUND OF THE INVENTION 
This invention relates to communication systems and 
more particularly to communication systems whereby a 
plurality of stations gain access to and communicate 
through a common propagation media such as a common 
repeater. 
Multiple access communication systems have been uti- 
lized for many years to achieve multiple access to long 
distance telephone trunk systems. In addition, this multiple 
access technique is applicable to other communication sys- 
tems including, but not necessarily restricted thereto, (1) 
supervisory control systems to enable supervision, from 
a fixed common repeater or from a central station through 
the common repeater of the activities of a plurality of 
mobile stations, ( 2 )  remote control systems to enable 
control, from a fixed common repeater, or from a central 
station through the common repeater, of various respon- 
sive devices contained in a plurality of mobile stations, 
(3) Communication systems to establish, maintain and/or 
enable communication between a fixed common repeater, 
or a communication center coupled to the fixed common 
repeater, and a plurality of mobile stations, such as is 
necessaty between an airport control tower and a phi- 
rality of airliners, and between a dispatcher communica- 
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tion center and a fleet of taxicabs, emergency vehicles 
and cargo carrying trucks, and (4) a communication 
satellite system to enable a plurality of fixed ground sta- 
tions to utilize a common repeater carried by an orbitting 
satellite. 
In providing the multiple access for the various systems 
above set forth, different techniques have been employed 
in the past. One such technique is the so called random 
access technique to enable a plurality Of stations to have 
access to and communicate &rough a common repeater 
on an undefined basis, namely, a random basis. Another 
such technique to permid achieving of multiple access is 
in the employment of frequency division multiplex tech- 
niques wherein each of the plurality of stations employs 
a different carrier signal and wherein the common re- 
peater has the bandwidth to handle all of the different 
frequency carriers and the intelligence carried thereon. 
Still another technique enabling multiple access to a 
common repeater has been by the employment of time di- 
vision multiplex techniques wherein each of the plurality 
of stations are assigned to or are capable of selecting a 
time slot in a time division multiplex frame or format at  
the common repeater to thereby permit communication 
throughout the common repeater in a non-interferring 
relationship. 
En multiple access systems employing time division 
multiplex techniques it is mandatory that there be a strict 
time synchronization so that each of the plurality of sta- 
tions transmit their intelligence in a different one of a 
plurality of time slots of a time division multiplex format 
and be so confined to that time slot selected for a par- 
ticular station that its communication will not interfer 
with communications of other stations in adjacent time 
slots of the format. 
The multiple access systems employing time division 
multiplex techniques have used both analog modulation, 
such as pulse amplitude modulation and pulse position 
modulation and digital modulation, such as pulse code 
modulation. The general trend is toward pulse code mod- 
ulation systems because of simplicity of radio equipment 
and efficiency of transmission in a power limited environ- 
ment, such as may be encountered in satellite communica- 
tion systems. 
In time division multiplex multiple access systems, it 
has in the past, been the practice for the common re- 
peater to receive a number of independent carrier signals 
and by commutation equipment carried in the repeater 
would interleave the independent carrier signals bit by bit 
in a continuous sequence. This arrangement requires con- 
siderable equipment in the repeater itself and, therefore, 
particularly where the repeater is mobile, such as in 
satellite communication systems and the like, there would 
result a weight problem for the vehicle carrying the re- 
peater equipment and with respect to a satellite carrying 
the repeater equipment an increase in the cost of the 
launch vehicle to place the satellite in a desired orbit. 
In a prior art time division multiplex multiple access 
system, such as described in US. Pat. No. 3,320,611 and 
Belgian Pat. No. 669,318, there is described an arrange- 
ment enabling a reduction in the hardware required in the 
repeater and, hence, a reduction in the problem of pro- 
viding a vehicle to carry this repeater. By removing the 
time division multiplex equipment from the repeater it- 
self it is possible to use a simple clipper/amplifier or hard 
limiting repeater. 
It has been found, in addition, that the pulse or bit by 
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bit interleaving imposes considerable equipment problems 
in the plurality of stations required access to the common 
repeater. This complexity can be overcome or at  least ma- 
terially reduced where the interleaving at  the repeater is 
performed on bursts of pulses from each station. 
Where there is relative movement between the common 
repeater and the plurality of stations, whether it is the 
repeater that is moving, or the stations that are moving, 
or both the repeater and stations moving relative to each 
other, it is necessary that the time division multiplex tech- 
niques for multiple access to the common repeater must 
be provided in some manner with the range information 
between the station considered and the common repeater 
being provided on a continuous basis. In the above cited 
prior art patents, this range information was obtained 
from a computer or like device contained in each of the 
plurality of stations which provide information of the 
relative location of and range between the common sta- 
tion and the considered one of the plurality of stations 
with the programming of the computer being based upon 
predicted relative movement between the common re- 
peater and the considered station. The total inaccuracy 
of the range prediction with elementary equipment has 
been determined to be in the order of one microsecond. 
Hence, the system timing format was developed having 
a one microsecond guard band between transmission from 
each station and the next adjacent station in the format. 
To realize responsible efficiency of utilization d the com- 
mon repeater, each station burst interval must be long 
in comparison to this guard band, hence, a burst length of 
125 microseconds was established. Thus, each station must 
have equipment to store communlcation traffic for a short 
period of time and transmit this in a 125 microsecond 
burst. The repetition interval and consequently the re- 
quired storage time is the product of burst length and the 
number of simultaneous users for which the multiple 
access system has been designed. 
SUMMARY O F  THE INVENTION 
An object of the present invention is to provide a time 
division multiplex multiple access system of the types de- 
scribed above employing time division multiplex tech- 
niques of an improved nature relative to the previously 
employed time division multiplex multiple access system. 
Another object of the present invention is to provide a 
synchronizing system for a time division multiplex multi- 
ple access system wherein the synchronization equipment 
is located in each of the plurality of stations and the com- 
mon repeater can be of the hard limiter, heterodyne type. 
Still another object of this invention is to provide a 
synchronizing system for a time division multiplex mul- 
tiple access system that does not require knowing or 
predicting the position of the considered station and the 
common repeater and the range between the considered 
station and the common repeater. 
A further object of this invention is to provide a syn- 
chronizing system for a time division multiplex multiple 
access system wherein the range information is continu- 
ously obtained automatically without relying on known 
or predicted relative position and relative range between 
the considered station and the common repeater. 
A feature of this invention is the provision of a syn- 
chronizing system for a time division multiplex multiple 
access communication system where there is relative mo- 
tion between the common repeater and each of the plu- 
rality of stations wherein one of the plurality of stations 
transmits a master code word through the repeater to 
all of the other stations so that each of these stations 
have available a master sync pulse defining the time 
division multiplex format at the repeater. Utilizing this 
master sync signal each station can select an appropriate 
time slot or channel in the time division multiplex frame 
or format at the common station in which it desires 
to communicate through the common station. To maintain 
the time of transmission from a particular station in its 
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selected time slot, the considered station transmits a 
station code word through the repeater back to itself 
with this station code word being acted upon appropriately 
to maintain the time of transnmission of intelligence 
from that particular station in its selected time slot at 
the common repeater. If for some reason, such as a 
changing range condition, a timing error develops in the 
time of transmission from a particular station. This error 
is detected and causes the transmission of a low level, 
amplitude modulated pseudo random code word, the 
range determining signal, through the common station 
which is then detected by the originating station to pro- 
vide information as to the range between that station 
and the common repeater and to readjust the timing of 
the time of transmission from that station so that the 
intelligence transmission therefrom is re-established to 
occur within the confines of the selected time slot of 
the time division multiplex format at the common sta- 
tion. Each of the plurality of stations also utilize the 
master code word and the station code word to develop 
the necessary timing signals to enable demultiplexing 
and demodulating the plurality of channels in a station 
burst received from the common repeater to enable re- 
covery of intelligence directed to that station through 
the common repeater and, in addition, to enable the multi- 
plexing of a plurality of channel signals in a station burst 
for trammission from that station to the common repeater 
and, hence, to a designated one of the plurality of 
stations to enable communication therebetween. 
Another feature of this invention is the provision of 
a synchronizing system to be employed in a communica- 
tion system having a plurality of stations gaining com- 
munication access to a common repeater on a time divi- 
sion basis wherein each of the stations comprise first 
means responsive to a master signal transmitted from 
one of the stations through the repeater to produce a 
master sync pulse identifying the frame period of the 
time division multiplex format at the repeater; second 
means coupled to the first means to select a time slot 
of the format with respect to the master sync pulse that 
a particular one of the stations will communicate in 
through the repeater; third means to control the time 
of transmission from the particular station through the 
repeater in the selected time, the transmission including 
a station identifying signal; fourth means coupled to the 
second means and the third means responsive to the 
station signal to maintain the time of the transmission 
so that the transmission is confined to the selected time 
slot: fifth means coupled to the fourth means to detect 
a timing error therein and produce a control signal; 
and sixth means coupled to the fifth means responsive 
to the control signal to transmit a pseudo random (pseudo 
noise) code word in place of the station signal; the fourth 
means responding to the code word received from the 
repeater to adjust the timing thereof to overcome the 
timing error and thereby cause the transmission to again 
be confined to the selected time slot. 
BRIEF DESCRIPTION OF THE DRAWING 
The above-mentioned and other features and objects of 
this invention will become more apparent by reference 
to the following description taken in conjunction with 
the accompanying drawings, in which: 
FIG. 1 is a block diagram illustrating the multiple 
access system in accordance with the principles of this 
invention; 
FIG. 2 illustrates the frame format of the time divi- 
sion multiplex frame at the common repeater of FIG. 1 
and the burst format transmitted from each of the stations 
desiring access to the common repeater; 
FIGS. 3, 4 and 5 taken together illustrate the hard- 
ware incorporated in each of the plurality of stations 
in accordance with the principles of this invention; 
FIG. 6 illustrates how the sheets of drawings contain- 
ing FIGS. 3, 4 and 5 should be arranged to fully illus- 
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trate the hardware employed in each of the plurality of 
stations; 
FIG. 7 illustrates a block diagram of a memory em- 
ployed in the equipment of FIGS. 3 , 4  and 5 ;  
FIG. 8 illustrates in block diagram form the compo- 
nents forming one of the memories of FIG. 7; and 
FIG. 9 is a generalized block diagram of the matched 
filters employed in the hardware of FIGS. 3, 4 and 5. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
Referring to FIG. 1, there is illustrated therein in 
block diagram form, a generalized multiple access com- 
munication system wherein a plurality of stations, which 
for purposes of illustration and explanation are assumed 
to be stations 1 to 100, are shown in two way commu- 
nication with a common repeater 101. As indicated the 
common repeater 101 can be fixed or mobile and each 
of the stations 1 to 100 can be fixed or mobile. It should 
be noted that the multiple access system of FIG. 1 can 
be used in any of the applications outlined hereinabove 
under the heading “Background of the Invention.” While 
this multiple access system can employ frequency divi- 
sion multiplex or random access techniques for multiple 
access in accordance with the principles of this invention, 
it is intended that multiple access be provided to  repeater 
101 by employing time division multiplex techniques. 
Due to certain system requirements and other factors, 
a general set of boundary conditions for the transmitting 
format can be established. The minimum length of a 
station burst is determined by synchronizing time, posi- 
tion uncertainty of the moving component of the system, 
that is, either the repeater or the stations, and trans- 
mission efficiency. The maximum length of a station 
burst is affected by the economics of data storages at each 
of the stations 1 to 100. Thus, the formats, both the 
frame and burst formats, for the system of this inven- 
tion and for the individual stations thereof are rather 
clearly bounded. 
Although there is a variety of choices within the limita- 
tions discussed, other factors must be considered. These 
include the hardware implementation of the format. Here 
the choices are even wider, but economics is a large 
factor. For equipment reasons, it is convenient to deal 
with a format in which the number of bits per voice 
sample becomes a common denominator for other dimen- 
sions of the format. Each 7-bit sample can be considered 
a word. If each portion of the format consists of an 
integral number of words, hardware realization can be 
simplified. The formats discussed hereinbelow were chosen 
on this assumption. 
For purposes of explanation, and not as a limitation 
to the scope of this invention, the following assumptions 
are made regarding system requirements: (1) number 
of duplex channels=600; (2) voice channel sampling 
rate=8,000 per second; ( 3 )  equivalent position uncer- 
tainty of mobile repeater or mobile station=+62 micro- 
seconds; (4) maximum number of ground stations hav- 
ing access to the common repeater=100; (5) pulse code 
modulation code resolution=128 levels (7-bits): and ( 6 )  
maximum number of channels per station burst=12. 
The limitation on positional uncertainty at initial ac- 
quisition and synchronization requirements are such that 
the station burst must be at least twice thls uncertainty. 
Therefore, a minimum of 124-microsecond burst duration 
is required in order that an initial attempt at placing a 
pulse within the limits of such an interval will not result 
in the pulse overlapping the previous or following burst 
periods or time slots of the frame format shown in 
FIG. 2, Curve A. Establishing the slot length at exactly 
125 microseconds and considering that there are a maxi- 
mum of 100 stations in the network, each station repeats 
its burst every 12.5 milliseconds. Then, in real-time the 
number of bits in a burst equals the number of bits which 
are stored in 12.5 milliseconds. This figure is 12 channels 
times 7-bits times 8,000 samples per second times 0.0125. 
There are, therefore, 8,400 voice sample bits in each 
burst .To this must be added additional bits, or equivalent 
periods of time, to  provide for order wire and system con- 
trol functions, synchronization, guard time and telegraph 
channels. FIG. 2, Curve B illustrates a station burst format 
which accounts for these latter functions. A guard time 
of 70 equivalent bits has been chosen, in addition to  280 
bits for synchronizing, order wire, and Teletype. The total 
number of bits per burst, then, is 8,750 including the 70 
bit guard time. The bit rate, in order to accommodate these 
bits over the burst interval, must be 70 megacycles per 
second. Handling data serially at this rate is relatively 
difficult. However, handling it as parallel data at one 
megacycle per second would be simpler and more straight 
15 forward. Therefore, a 70-bit shift register is required in 
each station and format sections which are multiples of 
70 bits become easier to handle. Other numbers than 70 
are also possible. n e  format shown in FIG. 2, Curve 
B, however, assumes 70 bit segments of the serial stream. 
The 70-bit length guard interval provides one micro- 
second of dead time at the beginning of each station 
burst. This is to account for small inaccuracies in aligning 
the burst in a time slot of the frame format and to p e r d t  
the transients of the preceding bursts to die out. The syn- 
25 chronizing interval of 198 bits accomplishes the syn- 
chranization of two functions; (1) the receiver demodu- 
lator, and ( 2 )  the bit generator. The format framing func- 
tion and master station identifier are accomplished in the 
following 12 bits. 
FIG. 6 illustrates how the drawing sheets containing 
FIGS. 3, 4 and 5 should be arranged to illustrate the block 
diagram of the equipment employed in each of the sta- 
tions 1 to 1010 of FIG. 1. 
Referring to FIG. 3, the communication signal received 
35 from antenna diplexer 1@2 is amplified in a radio fre- 
quency amplifier which for example, particularly in con- 
junction with communication satellites, includes an ultra- 
loiw noise, helium gas cooled amplifier 103 which is fol- 
lowed by an uncooled tunnel diode amplifier B04. The 
40 output of amplifier 104 is converted to an intermediate 
frequency (IF) of approximately 140 megacycles by 
local oscillator 105 and mixer 106. The IF signal is then 
preamplified to a suitable level in IF amplfier 
having a center frequency of 1401 megacycles and a band- 
width of approximately 100 megacycles. 
The IF output signal of amplifier 1W i s  coupled to a 
frequency doubler 101% which is a square low device and 
the resulting wide spectrum signal is filtered in 
megacycle wide filter 169. The output from ,filter 
coupled to phase detector 110 which has its other 
20 
30 
45 
trolled oscillator 118. The output 
0 is passed through low pass filter 
illator 111 in a phase lock loop 
The output from oscillator 1111 is essentially a 280 
55 megacycle carrier on which the bi-phase modulation of 
the IF signal has been cancelled by the action of de- 
tector 116. As such, this signal, after fre 
by two in regenerative frequency divider 
used as a reference carrier for synchrono 
60 after appropriate phase shift in phase shifter 115. 
of 2 megacycle noise bandwidth. 
65 
fication. If, as pointed out hereinabove, frequency dou- 
bler 108 acts like a square law device and not like a 
limiter any variation in the level of the received carrier 
appears amplified at the output of fitter 108. This increases 
70 the effectiveness of the automatic gain control and, with 
suitable choice of time constance involved, the amplitude 
of the IF output voltage from amplifier 107 can be kept 
practically constant, independently of possible variations 
in the level of the received carrier from burst to burst. 
Thus, the PF output from amplifier 107 is applied to 75 
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frequency doubler 108 in th rm of a full wave rectitfier second time stretcher 141. As a consequence, the 70 mc./ 
in order to generate a discrete frequency component when s. clock form oscillator 123 (FIG. 3)  appears at  the 
the input is a random sequence of 1 and 0. This discrete output of AND gate 139 and the regenerated data 
frequency which is twice the IF frequency is operated detector 124 (FIG. 3 )  appears at the output of gate 
on by the phase lock loop including phase detector 110, The output from gates 133 and 139 appear only d 
low pass filter 112 and oscillator 111. In order to minimize the time in which information bits are received. 
acquisition time, diode-resistor combinations are pro- AND gate 142 having one input coupled to detector 
vided in parallel with the series resistor of filter 112. This 124 (FIG. 3 )  and its command inputs applied through 
arrangement improves the acquisition characteristic of the time delay networks 143 and 144 coupled, respectively, to 
loop without seriously degrading its noise bandwidth. filter 125 and filter 836 separate the teletype and order 
The output of oscillator 1111, after dividing by two in wire bits of each burst which appear at  the output of gate 
frequency divider 113 and phase shifting in phase shifter 142. 
115 to compensate for the phase shift of the loop, is used The burst bit stream at the output of gate 133 is com- 
to synchronously demodulate the IF signal in synchro- posed of 8,400 bits representing 100 samples of each of 
nous detector 114 coupled to the output of phase shi€ter 15 12 channels. Each 700 bit piece representing one channel 
115 and amplifier 1W. occurs in sequences, that is, the samples from the differ- 
The output from detector 114 is coupled through low ent channels are not interleaved. 
ass filter 118 and frequency doubler 119 through filter 
20 to a phase lock loop including phase detector 121, to frequency dividers 145 and 146 in the form of binary 
low pass filter 122 and voltage controlled oscillator 123 20 counters coupled in cascade and to channel counter 147, 
to produce at the output of oscillator 123 the bit rate translator 135 and burst counter 1 8 connected in cascade 
clock of 70 mc./s. The operation of this phase lock loop with each other and with the output of the cascade con- 
is essentially the same as t of the loop including de- nected dividers 145 and 146. Divider 145 is driven iby the 
tector 110 and oscillator which is looked to the sec- 70 mc./s. clock output of gate P39 and enable the deriva- 
ond harmonic of the IF signal. 25 tion of all channel and burst time positions. The 12 sig- 
The output from Hter 118 is coupled directly to bit nals appearing at the output of translator 135 consists of 
detector 124 with the other input thereto being PrWided 10 microsecond long pulses in synchronism with the voice 
by the output of oscillator 123 coupled through phase channel which is being received. Similarly, the 100 output 
shifter 1125. Detector I24 will decide whether a change signals from translator 148 consists of 120 microsecond 
of state occurred which will be taken to represent the 30 long pulses in synchronism with the burst which is being 
presence of a 0 in the data. Thus, the output of detector received. 
124 is the regenerated bits as long as the bits are not In any instant, both the channel and burst translators 
coherent with the IF signal. 135 and 149 energize only one output each. This pair 
Referring to FIG. 4, the 80 C.P.S. master sync Pulse of outputs uniquely identify the particular channel being 
train and the 8 kc./s., 96 kc./s., and 672 kc./s. Pulse 35 received. The twelve outputs form translator 135 and the 
trains necessary for the demultiplexins of the voice &an- 100 outputs form translator 148 are connected to a 
nels at the receiver and for their pulse code modulation 12 x 100 patchboard, or channel selector 150 which ef- 
and coding at the transmitter are generated in the follow- fectively includes 1,200 AND gates. The channel selec- 
ing manner. The master station frame words are de- tions are determined by the choice of the coordinates of 
tected by matched filter 125 to which the regenerated 40 selector 150 which are sent to the gate in question. The 
binary bits are applied from detector 124 (FIG. 3 )  when output Z from selector 150 consists of a train of pulses 
AND gate 1% is open. To avoid the possibility that a 10 microseconds long which is sent to programmer and 
sequence of information bits with characteristics equal to memory control 151 which allows only the selected chan- 
ose of the frame word detected by filter nels to be stored in the receiver memory 
Programmer and memory control 15 
tation burst. The 80 C.P.S. master sync timing inputs from filter 125, oscillator 
pulses form filter 125 are used to phase lock the voltage kc./s. output of counter 128 which is frequency divided 
controlled oscillator I27 which Operates at  a frequency by 10 in divider 153 to provide a 9.6 kc./s. timing signal. 
of 672 kc./s. The output from oscillator 127 is divided by In addition, the output from divider 145 is divided in 
8,400 in counter la8 and the resulting 80 C.P.S. Pulse frequency divider 154 to provide a 1 mc./s. timing signal 
train is phase compared with the master sync Pulses in for programmer and memory control 151 along with the 
phase detector 129. The output Of detector 129 is COLI- 70 mc./s. clock from gate 139. 
pled by means of low pass filter 136) to oscillator 127 During the time interval a pulse on output Z of selector 
for frequency control thereof. The output pulses from 150 is sent to programmer and memory control 
counter 128 are also used to Synchronize Pulse generator 53 the 70 megacycle data stream from gate 133 is applied 
131 which controls the opening of gate The 672 to 70-bit serial to parallel converter 155 together with 
kc./s. timing signal generated by oscillate 27 is first the appropriate timing signals from programmer and 
divided by 7 in counter 1%3 to generate a kc-/s. bit memory control 151. The output from converter 155 is 
stream. This particular rate is then divided by 12 in transferred to 70-bit buffer shift register 156 and from 
counter I28 to generate an 8 k d s .  bit stream which is eo there is read into memory 152. The receiving station may, 
finally defined by 10 in counter 128 to generate the 80 therefore, select up to 12 channels from the entire master 
C.P.S. pulse stream. frame. The 12 channels may be distributed in any man- 
The regenerated data stream from detector 824 (FIG. ner throughout the master frame. 
3 )  is applied simultaneously to AND gates 132 and 133. During the 12.5 millisecond duration between the re- 
Gate 832 is open only during the pre of each 65 ception of a group of 700 bits of one single channel, the 
burst as controlled by pulse generator receives stored binary digits are read out of memory 152, con- 
tion from the twelfth channel verted from digital to analog in digital to analog con- 
The slave stations code words can thus be certer 157 and finally demultiplexed in demultiplexer 
atched filter 136. The resultant pulses at  158 to which the 96 kc./s. and 8 kc./s. timing signals are 
the output of filter 136 are delayed by two microseconds 70 applied from counter 128. 
in time delay 137 and activate a 120 microsecond time Referring to FIG. 5, the circuits disclosed therein and 
stretcher 138 which commands AND gates 139 and 133. described hereinafter are used to place a station burst 
The two gates 133 and E39 are also commanded by the in the properly assigned time slot at the repeater. To ac- 
master synch pulses from the output filter 125 through complish this, two binary counters are utilized, one to 
a two microsecond delay network 1 and a 120 micro- 75 generate a signal for the timing of the assigned slot with 
The 70 mc. clock at the output of gate 13 
open Only during the Preamble Portion qj  
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respect to the master sync pulse identified as return signal 
counter 159 and the other to control the start of trans- 
mission identified as transmission control counter 168. 
The logic circuitry identified as error detecting and cor- 
recting network I61 connected between counters 159 and 
160 gives error detection and correction with a resolu- 
tion of 0.2 microsecond. Network 161 used to synchro- 
nize the station burst in the time frame format of the 
system is based on the fact that the maximum two way 
Doppler rate encountered is not greater than 01.06 X 
C.P.S. This value is sufficiently small to permit instan- 
taneous correction of the timing of the burst neglecting 
the delay introduced between propagation to and from 
the common repeater. The maximum relative variation 
of the interval between a master sync word and a station 
word, for a two-way transmission of 120 milliseconds, is, 
thus, only 
2 x 0.006 X X 120 X 104= 1.2 X 
of the original interval and can be disregarded. 
Let us assume that the station burst timing has already 
been synchronized. The station preamble generated in 
preamble generator and transmission control 162 will 
phase modulate the transmission carrier which is trans- 
mitted to the common repeater and after a certain inter- 
val in the order of say 120 milliseconds is received back 
at  the particular station considered. The stations pre- 
amble or burst word is detected by matched filter 136 
(FIG. 4) and the resulting pulse is applied to  frequency 
divider 163 in the form of a binary counter through AND 
gate 164 (FIG. 4) which is commanded by the output of 
counter 159 (FIG. 5) applied to time stretcher 165 (FIG. 
4). Similarly, the master sync pulses detected by filter 
125 are applied to counter 159. Counter 159 has been 
preset 'by time slot selector 166 to generate a pulse A 
after 625N, where N is the number of the time slot in 
which the station is supposed to be transmitted, bits of 
a 5 mc./s. timing signal have been counted. The 5 mc./s. 
signal is generated at the output of frequency multiplier 
167 which derives its input from the phase lock loop 
including phase detector 168 coupled to the output of 
filter 125, low pass filter 169, voltage controlled oscillator 
170 operating at a frequency of 0.5 mc./s. and frequency 
divider 171. 
By employing selector 166, counter 159 is adjusted to 
start at a point along its counting sequence so that the 
final count is at  the end of a counting sequence. Slot selec- 
tor 166 may be realized by a group of toggle switches 
which are set for the desired counter cycle. 
Counter 159 is divided into two parts. One, which 
divides the 5 mc./s. output of multiplier 167 by 625 to 
generate a slot counter having a period of 125 microsec- 
onds and another which takes 1 to 99 counts to ma& the 
proper slot after the master sync pulse. The division by 
625 is accomplished with a 10 stage counter, which can 
count to 1024, modified bv feedback to skip 399 counts. 
multiplier 167 (5 mc./s.) but are displaced have a period 
(0.1 microsecond) between them by means of delay line 
175. As a consequence, when both gates 172 and 173 are 
an, counter 160 counts at twice the normal speed. When 
both gates 172 and 173 are closed the pulse at  the output 
of counter 160 which triggers the transmission of the 
station burst will be delayed in time by an interval equal 
to the width a of the error pulse 1176 appearing at  the 
output of network 161. The synchronization process is 
self-adjusting and a steady state is reached where pulse 
A and pulse B are almost simultaneously and the width 
of the error pulse is very small. 
If for any reason the master sync pulses are not re- 
ceived or detected at the ground station, AND gate 177 
15 will be apen after a short interval by the action of time 
stretcher 178 to permit the output from generator and 
control network 162 to be applied to the transmitting 
equipment as will be described hereinafter. 
Similarly, if for any reason, the width of the error 
20 pulse 176 exceeds a predetermined value (+0.2 micro- 
second), error detector 179 will activate modulation and 
power selector 180 in a manner to reduce the carrier 
power of the transmitter by a value, such as 25 db, and 
simultaneously switches the transmitter from' phase to 
25 amplitude modulation. The transmission of a non-syn- 
chronized amplitude modulated psuedo random code word 
at reduced power will introduce a certain amount of 
phase jitter on the particular carrier which is simultane- 
ously received by the repeater. However, this is rather 
30 small and will not sensilbly affect the intelligibility of any 
of the communicatioa channels. The transmission of these 
amplitude modulated pseudo random code words will be 
repeated at every frame until it's received at the repeater 
during the desired time slot, passed almost undistorted 
35 through the repeater and retransmitted to the station 
under consideration. 
This amplitude modulated burst word amplified by the 
front end of the receiver and IF amplifier 1Orl (FIG. 3) ,  
coupled through a 2 mc./s. wide filter 181 (FIG. 3 )  and 
40 then is detected in matched filter 182 (FIG. 3) .  The re- 
sulting pulse at the output of filter 182 is used for syn- 
chronization of frequency divider I63 in the same way 
as the normal station burst words detected in filter 136 
(FIG. 4). 
To make up for the additional noise that may be in- 
troduced at the repeater, the pseudo random code words 
are transmitted at a lower speed as controlled in cir- 
cuitry 162 by the output of selector 180 in proportion 
to the ratio between thermal noise of the receiver and 
50 the sum of that noise and the noise received from the 
repeater. The rate used is one megacycle per second. This 
is possible because during the synchronization process the 
burst words can be kept considerably longer than in the 
synchronized condition. 
45 
55 Once the synchronization of the amplitude modulated 
pseudo noise code word is achieved and the width a of 
error pulse 176 is less than the threshold value 20.2  
The 9 through 99 counter is a seven stage Counter capable microsecond, preamble generator 162 is shifted fromyow 
of counting to 128, Preset by slot  elector 166 to skip a to high speed and the transmitter from amplitude to 
number of counts from 29 to 127. 60 phase modulation by action of error detector 179 which 
Frequency divider 163 generates one pulse B after 10 commands the modulation and power selector $88. 
station burst words have been received. This means that To facilitate the synchronization, when the loop time 
only one out of 10 station bursts are effective for SYn- delay between the station considered and the w m n  re- 
chronization purposes. The reason for this will be ap- peater is known within a precision better than +6Q mi- 
parent later. 65 croseconds, counter 160 is preset by a corresponding 
The pulses A and B are applied to network 161 which amount by delay corrector 183 so that the first received 
commands AND gates 172 and E73 whose outputs are burst word will fall somewhere in the desired time slot 
'coupled through OR gate 17 to counter 160. Gates 172 and the synchronization procedure is accelerated. 
and 173 are commanded in such a way that during the Some difficulty in the synchronization along the lines 
interval between the two pulses A and B, both gates 172 70 just outlined could arise when all statims of a group at- 
and 173 are open if pulse A precedes pulse B and both tempt to synchronize simultaneously to the common re- 
gates are closed in pulse A follows pulse B. Outside the peater if the amplitude modulated pseudo random code 
interval in question only gate 172 is open. The clock bit word of the stations are equal. This difficulty can be 
streams through gates I72 and 173, which are counted somewhat alleviated by choosing these code words mutual- 
by counter 160, are derived from the output of frequency 75 ly orthogonal. Even so, to avoid suppression of the ampli- 
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tnde modulation of the co words in the common re- the 1 output of flip-flop B 
peater when many carriers are present, synchronization second 5 mc./s. clock pulse to be interleaved with t 
should be performed by one station at a time according first 5 mc./s. clock pulse to thereby step the counter 1 
to a predetermined sequence. at twice its normal speed. Counter I60 is stepped 
In the synchronized condition, the use of a common twice the speed until the output of divider 163 resets the 
phase modulated station code word for all the slave sta- flip-flops and the counter $60 resumes noma1 counting 
tions is not detrimental because of the selective action speed. Thus, counter 160 receives a number of extra equal 
of gate B M  (FIG. 4) which is commanded by the out- in counting time to the error and the burst is then essen- 
put of counter 159 (FIG. 5 )  applied through time stretch- tially properly aligned in the selected time slot. It will be 
er I65 (FIG. 4) which opens the gate 5 microseconds be- observed that if the pulse at the output of divider 163 and 
fore the arrival of the next pulse A and closes it after 5 the pulse in the output of counter 159 arrive at  the same 
microseconds. 5 mc./s. clock pulse time neither flip-flop 185 or 187 is 
If the correction of the timing of the transmission of the set and counter 16@ continues undisturbed. 
station burst is effected every time a station word is re- Counter 160 includes 16 lrigger flip-flops, each stage 
ceived, instabilities in the synchronization loop could 15 of which is driven by the preceding stage. The first stage 
arise due to the propagation delay to and from the re- is driven by a controlled 5 mc./s. clock at the output & 
peater. The synchronization loop is essentially a sampled network 161 which can be stopped to delay the transmis- 
data servo with finite delay. Thus, after each correction, sion, or sped up to advance the transmission. Since a 16 
the station must wait for an interval equal to the delay in stage counter will normally count up to 65,536 and s i n e  
question before attempting a new correction. This is ac- 20 62,500 counts are required for a 12.5 millisecond period, 
complished by frequency divider $63 which allows only when the code reaches 32,768, that is, when the last stage 
the use of every 10 received station code words to be becomes 1, the third, fourth, fifth, seventh, eighth, ninth, 
effective for synchronization correction. The exact num- tenth and eleventh stages are set into the 1 state by a 
ber by which divider I63 divides depends, of course, on feed‘back from the last stage. This adds 3,036 to the ac- 
the maximum time delay to be expected. A division by 25 cumulated account, thus reducing the total code in every 
10 is adequate for the maximum time delay of 120 milli- cycle by the same amount. 
The 12 voice channels to be transmitted from the station seconds. 
To preset counter 160 by delay corrector 183, a calcu- in question is applied to multiplexer 193 which receives 
lation is made involving the time at which the slot ap- its 8 kc./s. and 96 kc./s. timing signals from counter 128 
pears after the master synch pulse and the time required 30 (FIG. 4). The output of multiplexer 893 is coupled to ana- 
for the transmitted signal to reach and return from the log to digital converter 194 to code the samples of the 
repeater, neglecting integer multiples of the time for a voice channel. The output of converter 594 is coupled to 
single frame. This adjustment is again accompished by storage unit 195 and, hence, to the 84 bit serial to parallel 
toggle switches in accordance with the calculations. When converter 186. The Teletype and order wire signals are 
the toggle switches are appropriately set the transmission 35 stored in buffer storage 837 whose output is applied to 
cycle may be started by depressing a starter button. This speed converter B98 to change the speed of these signals 
allows the switch settings to reset counter 160 to the in- to be compatible with the speed of the signals at the out- 
ilia1 setting determined by the calculation so that the final put of converter 196. The output of converter 198 is 
count is always at  the end of the counter sequence. Be- coupled to AND gate 199 which under control of an output 
sides the usual chain of flip-flops, counter 160 contains 4O from programmer and memory control 200 couples the 
an additional flip-flop. This logic element resets with the signals together with the output from converter 196 to the 
depressing of the start button so that the counter 1660 84 stage shift register 201 whose output then is applied 
is inhibited from running until a master sync pulse Sets to memory 202. Programmer and memory c 
it again. Thus, counter E60 is started by the master sync ceive its timing signals of 8 kc./s. from coun 
pulse from an initial setting which ensures that the first 45 4), 672 kc./s. timing signal from oscillator 
transmission will fall somewhere within the desired time and its 70 mc./s. clock or timing signal from frequency 
slot. multiplier 205 (FIG. 5 ) .  The output for multiplier 203 is 
187 whose operation are controlled by AND gates 188 and grammer and memory control 200 controls by appropriate 
IS9 commanded by the 10 kc./s. output of frequency di- 50 t h i n g  signals and address outputs the operation of con- 
vider 190 whose input is coupled to the output of multi- verter 196, register 201 and memory 202. 
plier 167. The 1 outputs from flip-flops 184 and 185 con- The transmitting equipment includes a low frequency 
trol the operation, together with the 0 output of the flip- crystal OSCillatOr 2@4 and a frequency multiplier chain 
flops $86 and 187 of AND gates 191 and 1%. As men- 205 to Produce a carrier signal of 6 kms./s. The output 
tioned previously, the AND gates 172 and 173 are corn- 55 from frequency multiplier chain 205 is coupled to ampli- 
manded by the 5 mc./s. output of multiplier 167 applied tude modulator 286 which is inoperative when the system 
directly and through delay line 175 with the AND gate is synchronized and only placed into operation when 
172 being coupled to the 0 output of flip-flops $f$Q and synchronization acquisition is necessary under control of 
AND gate 173 being coupled by the 1 output of flip-flop Selector 180. The carrier is then coupled to a bi-phase 
187. The burst code word which was sent about 10 frames 60 modulator 20’9 whose output is then coupled to power 
s set to 1. This enables a 
Network 161 includes four flip-flops $84, 185, $4 and also coupled to generator and control unit $62. The pro- 
previously returns and generates a pulse on the received 
burst detected” line at  the output of divider 65. The 
amplifiers and isolators 208 to provide a 10 kw. output 
which then is coupled to 
error checking counter 159 generates a pulse on the 
“caunter word detected” line when it reaches the count of Phase modulation is performed at the carrier frequency 
which the burst word is supposed to appear. If the out- 65 rather than a sub-multiple in order to assure an accurate 
put pulse from divider I63 arrives first, the burst word is 180 degree relationship between the two phase states of 
and the “stop counter” line or 0 the final output signal. Any phase deviation due to noise 
drops thereby removing the drive or hardware limitations would be multiplied and thus 
pulse at  the output of AND gate 172 from the input to compounded if the modulation were affected at a fre- 
counter 160 until the pulse at the output of counter 159 70 quency lower than that of the carrier. 
resets the circuit. This results in the next transmission Modulator 207 employs a voltage controlled phase shift- 
being delayed by the amount of the error and brings the ing network capable of effecting shifts of up to k 9 0  de- 
burst into proper time dot alignment. If the pulse at the grees in response to a controlling voltage. The binary data 
output of counter 159 arrives first, the burst word was stream coupled from memory 202 causes AND gate 2B@ 
transmitted too late and the “speed up counter” line, or 75 to open whenever a 0 or negative voltage occurs, permit- 
to antenna and diplexer 1 
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ting the passage of a trigg through the gate to effect a and gates 229. The sense d and read-write selection is 
change of state of bistable multivibrator 211. This results accomplished by the load or unload flip flop 235 which 
in a 180 degree phase change of the transmitted carrier in selects the read or write through amplifiers 236 or 237 
modulator 207. Upon receipt of 1, the gate remains closed and the appropriate driver 228 or 231 through time delay 
and the carrier phase remains at the value it had previously means 227 or 232. Flip flop 235 also controls the opera- 
assumed. The triggering pulses for gate 210 are derived tion of sense gate driver 254. 
from the 70 mc./s. clock at the output of multiplier 203 The burst word transmitted from the master control 
which is used to generate the binary data stream and are station is received at all other stations and is used to 
coincident with the pulse edges. In order to assure proper synchronize the various timiig signals employed in the 
gating operation under these circumstances delay line 212 station and which controls the passage of information be- 
is included in the trigger path causing a trigger to be ap- tween multiplexer and memory and between memory and 
plied to gate 210 coincident with the midpoint of each demultiplexer. The master burst word, or code word is a 
data pulse. The 7 nanosecond delay of delay line 212 unique 12 bit word which may be decoded by the arrange- 
corresponds to approximately half a data pulse width. ment in FIG. 9. This arrangement also may be utilized to 
As previously mentioned, modulator 206 is used only 15 detect the station code word and the pseudo random code 
during synchronization acquisition time when it is neces- word and, thus, is a generalized block diagram of a 
sary to transmit the amplitude modulated pseudo random matched filter. The code words are applied to delay line 
code word generated in generator and control unit 162. 236 and to the input of the first NOT circuit 237. As il- 
While in normal synchronized operation modulator 206 lustrated the delay line taps are separated by 4;o micro- 
is inactive. 20 seconds and in turn are coupled to NOT circuits 238 to 
Referring to FIG. 7, there is illustrated therein one 2383. The switches SI to SI2 are opened or closed ap- 
typical memory system that may be employed for mem- propriately depending upon the make up of the code word. 
ory 202 of FIG. 5. To provide the desired transfer from Where a code word contains a 0 the NOT circuit should 
the memory to provide the desired output, it is necessary be rendered operative by opening its associated bypass 
to provide a 70-bit buffer register 212 whose input is ap- 25 switch. Where a 1 appears in the code word the NOT 
plied to a stack of ten 7-bit memories 213 with their as- circuit should be bypassed by closing the bypass switch. 
sociated 7-bit buffer output gisters 214 and the two When the unique code word, whether it is a master station 
7-bit input buffers 215 and 2 The information is read or pseudo random code word, appears simultaneously on 
into each memory through two 84 bit registers 217 and the inputs to AND' gate 239, an appropriate pulse is pro- 
128 and a memory selector 219. After all ten memories 30 duced showing the detection of the considered code word. 
are loaded the words are read out in parallel under con- While we have described above the principles of our 
trol of the common read control signal applied through invention in connection with specific apparatus, it is to be 
amplifier 22@ and stored in register 212. By properly ad- clearly understood that this description is made only by 
dressing each memory the parallel read out will store the way of example and not as a limitation of the scope of our 
bits in proper format at the output. 35 invention as set forth in the objects thereof and in the 
In a similar way, memory 152 of FIG. 4 can be imple- accompanying claims. 
mented to accept the 70 mc./s. data and transfer the in- We claim: 
formation through the memory selector 219 into the 1. In a communication system having a plurality of 
proper one of the memory 213. The parallel readout to- stations gaining communication access to a common re- 
gether with proper addressing will then transfer the in- 40 peater on a time division basis, a synchronizing system 
formation into the output register for the 672 kc./s. out- comprising in each of said stations; 
put data. 
Referring to FIG. 8, there is illustrated therein a block 
diagram of the components forming a typical one of 
of FIG. 7. Each memory will contain a 7- 
, core stack 221. One of the words therein 45 
will be used to store Teletype traffic inputs. The memory 
will either read or write continuously in one microsecond 
intervals and have a total read-write cycle time of two 
microseconds. Core ck 221 includes a diode matrix and 
a system of switches 2 and 223 and sinks 224 for proper 50 
word selection. This configuration is commonly referred 
to as a linear select memory and usually results in faster 
access time. 
System operation starts with the address since the proper 
word must be selected before the drivers are turned on. 55 
This is accomplished through address register 225 which 
contains the information in binary form and decoder 226 
which selects one of the switches 222 and 223 and one of 
the sinks 224. All other words in the memory are now iso- 
lated by means of the diode matrix. After a time delay 60 
provided by time delay 227, read driver 228 is turned on 
and a signal occurs in the sense line created by switching 
the cores. The appropriate one of sense amplifiers and 
gates 229 amplifies, rectifies, and determines whether the 
signal is a 1 or a 0. This information is then stored in the 65 
appropriate one of the buffer registers 230. Information 
is read into the memory by means of the write driver 231 
receiving its intmt from time delay 232 and the digit 
drivers 233. Eaih of these provide effectively a half write 
current throughout the core. The write driver, therefore, 70 mission is an information burst in each one of said frame 
by itself will not switch the core. However, when the digit periods, said bursts each including in time sequence at 
driver is turned on simultaneously a full write pulse occurs least one of said station signal and said code word and 
which effectively sitches the core beyond the knee into at least a plurality of channels each representing in code 
the 1 state. form a sample of a different voice signal. 
3. A system according to claim , wherein said sixth The sense gate driver 234 controls the sense amprier 75 
first means responsive to a master signal transmitted 
from one of said stations through said repeater to 
produce a master sync pulse identifying the frame 
period of the time division multiplex format at said 
repeater; 
second means coupled to said first means to select a 
time slot of said format with respect to said sync 
pulse that a particular one of said stations will com- 
municate in through said repeater; 
third means to control the time of transmission from 
said particular station through said repeater in said 
selected time, said transmission including a station 
identifying signal: 
fourth means coupled to said second means and said 
third means responsive to said station signal to maiu- 
tain the time of said transmission so that said trans- 
mission is confined to said selected time slot; 
fifth means coupled to said fourth means to detect a 
timing error therein and produce a control signal; 
and 
sixth means coupled to said fifth means responsive to 
said control signal to transmit a pseudo random code 
word in place of said station signal; 
said fourth means responding to said code word re- 
ceived from said repeater to adjust the timing there- 
of to overcome said timing error and thereby cause 
said transmission to again be confined to said selected 
time slot. 
2. A system according to claim 1, wherein said trans- 
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means includes means to reduce the power level of a 
carrier signal carrying said transmission below its normal 
operating level and amplitude modulate said reduced 
power carrier signal with said code word in response lo 
said control signal. . A system according to claim 1, wherein said trans- 
mission when the system is synchronized is an information 
burst in each one of said frame periods, said bursts each 
including in time sequence said station signal and at least 
a plurality of channels each representing in codeform a 
sample of a different voice signal, said burst biphase 
modulating a carrier signal of given power level for 
transmission from said particular station. 
5. A system according to claim 4, wherein said sixth 
means includes means to reduce the power level of said 15 
carrier signal below said given power level and amplitude 
modulate said reduced power carrier signal with said code 
and said second binary counting means to main- 
tain the counting of said first binary counting 
means during the absence of said control signal 
and to adjust the counting of said first binary 
counting means during the presence of said con- 
trol signal to overcome said timing error. 
9. A system according to claim 8, wherein said third 
means further includes a means coupled to said first binary 
counting means to preset the start of the counting cycle 
thereof to speed up the achievement of synchronization. 
5 
40. A system according to claim 1, wherein: 
ns, and 
t binary counting means 
to preset the start of the counting cycle thereof 
to produce a pulse output at  the end of said 
coincident with said selected 
in response to said control signal. 
A system according to claim 4, wherein: 
id psuedo random code word is distinct for each of 2 
said stations, dransmission, and 
said station signal for each of said stations includes a 
different station code word distinct from all of said 
pseudo random code words, 
said master signal includes a master code word distinct 25 
from all of said station code words and all of said 
pseudo random code words, and further including a 
different matched filter to detect said master code 
word, and said station code word and said pseudo 
random code word of said particular station. 
binary counting means to control said 
a third binary counting means responsive to said 
station signal during the absence of said control 
signal and said code word during the presence 
id control signal to produce an output pulse 
a predetermined count, and 
logic circuit means coupled to said first binary 
counting means and said third binary counting 
means to,maintain .the counting of said second 
binary counting means during the absence of 
said control signal and to adjust the countipg 
of said second binary counting means during 
the presence of said control signal to overcome 
said timing error. 
aid fourth mqahs includes: 
' 
30 
7. A system according to claim 4, wherein: 
said second means includes: 
.'. 
a binary counting means, and 
means coupled to said counting means to preset 
the start of the counting cycle thereof to produce 35 
a pulse output at the end of said counting cycle 
time coincident with said selected time slot. References Cited 
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